EE115C Spring 2013 Digital Electronic Circuits. Lecture 19: Timing Analysis
|
|
- Owen Johnson
- 6 years ago
- Views:
Transcription
1 EE115C Spring 2013 Digital Electronic Circuits Lecture 19: Timing Analysis
2 Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop- vs. Latch-based timing Clock distribution EE115C Spring
3 Synchronous Timing CLK In R Combinational 1 R Logic 2 C in C out Out EE115C Spring
4 Datapath and Timing Parameters In D R1 Q Combinational Logic R2 D Q CLK t CLK1 t CLK2 t c - q t c - q, cd t su, t hold t logic t logic, cd R1 and R2 can be latches or flip-flops EE115C Spring
5 Latch Parameters D Q Clk Clk D PW m T H T SU Q T Clk-Q T D-Q Delays can be different for rising and falling data transitions EE115C Spring
6 Flip-Flop Parameters D Q Clk Clk D PW m T H T SU Q T Clk-Q Delays can be different for rising and falling data transitions EE115C Spring
7 Timing Constraints (Cycle Time & Race Margin) In D R1 Q Combinational Logic R2 D Q CLK t CLK1 t CLK2 t c - q t c - q, cd t su, t hold t logic t logic, cd Cycle time: T Clk > t c-q + t logic + t su Race margin: t hold < t c-q,cd + t logic,cd EE115C Spring
8 Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop- vs. Latch-based timing Clock distribution EE115C Spring
9 Clock Nonidealities Clock skew Spatial variation in temporally equivalent clock edges Deterministic + random, t SK Clock jitter Temporal variations in consecutive edges of the clock signal Modulation + random noise Cycle-to-cycle (short-term) t JS Long term t JL Variation of the pulse width for level-sensitive clocking EE115C Spring
10 Clock Skew and Jitter Clk t SK Clk t JS Both skew and jitter affect the effective cycle time Only skew affects the race margin EE115C Spring
11 Clock Skew # of registers Earliest occurrence of Clk edge Nominal T sk /2 Latest occurrence of Clk edge Nominal + T sk /2 Insertion delay Clk delay T sk Max Clk skew EE115C Spring
12 Sources of Skew and Jitter 4 Power Supply Devices 2 3 Interconnect 6 Capacitive Load 1 Clock Generation 5 Temperature 7 Coupling to Adjacent Lines EE115C Spring
13 Positive Skew T CLK + d CLK1 1 d T CLK 3 CLK2 2 4 d + t h Launching edge arrives before the receiving edge EE115C Spring
14 Negative Skew T CLK + d CLK1 1 T CLK 3 CLK2 2 d 4 Receiving edge arrives before the launching edge EE115C Spring
15 Positive and Negative Skew In R1 D Q Combinational Logic R2 D Q Combinational Logic R3 D Q CLK t CLK1 t CLK2 t CLK3 delay delay (a) Positive skew In R1 D Q Combinational Logic R2 D Q Combinational Logic R3 D Q t CLK1 t CLK2 t CLK3 delay delay CLK (b) Negative skew EE115C Spring
16 Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop- vs. Latch-based timing Clock distribution EE115C Spring
17 Timing Constraints (Quick Refresh) In D R1 Q Combinational Logic R2 D Q CLK t CLK1 t CLK2 t c - q t c - q, cd t su, t hold t logic t logic, cd Cycle time: T Clk > t c-q + t logic + t su Race margin: t hold < t c-q,cd + t logic,cd EE115C Spring
18 Impact of Clock Skew on Timing: Cycle Time (Long Path) Clk t c-q t logic T Clk t su δ Arrival of next cycle t c-q + t logic + t su < T Clk + d T Clk > t c-q + t logic + t su - d Neg skew demands longer T Clk EE115C Spring
19 Impact of Clock Skew on Timing: Race Margin (Short Path) Clk t c-q,cd t logic,cd Clk t hold δ Data must not arrive before this time t c-q,cd + t logic,cd > t hold + d t hold + d < t c-q,cd + t logic,cd Pos skew eats up t hold EE115C Spring
20 Impact of Clock Skew on Timing Positive skew improves performance T Clk > t c-q + t logic + t su - d Negative skew improves race margin t hold + d < t c-q,cd + t logic,cd Worst-case skew (t skew = d ) really matters T Clk > t c-q + t logic + t su + t skew t hold + t skew < t c-q,cd + t logic,cd Implications: Longer T Clk Smaller race margin EE115C Spring
21 How to Counter Clock Skew? Negative Skew REG REG. REG log Out In REG Positive Skew Clock Distribution EE115C Spring
22 Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop- vs. Latch-based timing Clock distribution EE115C Spring
23 Impact of Clock Jitter T C LK CLK -t jitter t jitter In REGS CLK t c-q, t c-q, cd t su, t hold t jitter Combinational Logic t log ic t log ic, cd EE115C Spring
24 Impact of Clock Jitter on Timing: Cycle Time (Late-Early Problem) t jitter Clk t c-q t logic T Clk t su Latest point of launching Earliest arrival of next cycle t c-q + t logic + t su < T Clk t jitter t jitter T Clk > t c-q + t logic + t su + 2 t jitter EE115C Spring
25 Impact of Clock Skew and Jitter: Cycle Time (Late-Early Problem) t jitter + d Clk t c-q t logic T Clk t su Latest point of launching Earliest arrival of next cycle t c-q + t logic + t su < T Clk t jitter t jitter + d T Clk > t c-q + t logic + t su + t skew + 2 t jitter EE115C Spring
26 Impact of Clock Skew and Jitter: Race Margin (Early-Late Problem) Earliest point of launching Clk t c-q,cd t logic,cd Clk Latest arrival of next cycle t jitter + d t hold Nominal clock edge Data must not arrive before this time t c-q,cd + t logic,cd t jitter > t hold + t jitter + d t hold + 2 t jitter + t skew < t c-q,cd + t logic,cd EE115C Spring
27 Impact of Skew and Jitter on Timing Cycle time Positive skew improves performance Negative skew reduces performance Jitter reduces performance T Clk > t c-q + t logic + t su + t skew + 2 t jitter Race Margin Skew reduces race margin Jitter reduces acceptable skew t cu : clock uncertainty t hold + 2 t jitter + t skew < t c-q,cd + t logic,cd t cu : clock uncertainty EE115C Spring
28 Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop- vs. Latch-based timing Clock distribution EE115C Spring
29 Flip-Flop Based Timing Logic delay Skew Flip-flop delay Flip -flop Logic T SU = 0 T Clk-Q = 1 [Horowitz96] EE115C Spring
30 Latch-Based Timing Static logic Skew L1 Latch Logic L2 Latch = 1 L2 latch L1 latch Logic Can tolerate skew! Long path = 0 Short path EE115C Spring
31 Perspective: Clock Distribution
32 Clock Distribution H-tree CLK Clock is distributed in a tree-like fashion EE115C Spring
33 Clock Distribution CLOCK H-Tree Network Observe: Only Relative Skew is Important EE115C Spring
34 More Realistic H-Tree [Restle98] EE115C Spring
35 Clock Network with Distributed Buffering Local Area Module Module secondary clock drivers Module Module Module Module main clock driver CLOCK Reduces absolute delay, and makes Power-Down easier Sensitive to variations in Buffer Delay EE115C Spring
36 Driver The Grid System Driver GCLK GCLK Driver GCLK No RC-matching Large power Driver GCLK EE115C Spring
37 Example: Dec Alpha Clock Frequency: 300 MHz, 9.3 Million Transistors Total Clock Load: 3.75 nf Power in Clock Distribution Network: 20 W (out of 50 W) Uses Two Level Clock Distribution: Single 6-stage driver at center of chip Secondary buffers drive left and right side Clock grid in Metal-3 and Metal-4 Total driver size: 58 cm! EE115C Spring
38 21164 Clocking (EV5), 1995 t rise = 0.35ns t cycle = 3.3ns Clock waveform final drivers pre-driver Location of clock driver on die t skew = 150ps Single-phase clocking 2 distributed driver channels Reduced RC delay/skew Improved thermal distribution 3.75 nf clock load 58 cm final driver width Local inverters for latching Conditional clocks in caches to reduce power More complex race checking Device variation EE115C Spring
39 21164 Clocking (EV5), 1995 Clock Drivers EE115C Spring
40 Clock Skew in Alpha Processor EE115C Spring
41 EV6 (Alpha 21264) Clocking 600 MHz, 0.35mm CMOS, 1998 t cycle = 1.67ns t rise = 0.15ns Global clock waveform t skew = 50ps PLL Multiple conditional buffered clocks 2.8 nf clock load 40 cm final driver width Reduced load/skew Reduced thermal issues Multiple clocks complicate race checking EE115C Spring
42 21264 Clocking EE115C Spring
43 EV6 Clock Results ps ps GCLK Skew (at Vdd/2 Crossings) GCLK Rise Times (20% to 80% Extrapolated to 0% to 100%) EE115C Spring
44 EV7 Clock Hierarchy, million transistors, 15/137 logic/memory Active Skew Management and Multiple Clock Domains DLL NCLK (Mem Ctrl) DLL DLL + widely dispersed drivers + DLLs compensate static and low-frequency variation + divides design and verification effort L2L_CLK (L2 Cache) GCLK (CPU Core) PLL L2R_CLK (L2 Cache) - DLL design and verification is added work SYSCLK + tailored clocks EE115C Spring
45 Alpha Processors Case Study EV4 (21064) 0.75mm, 200 MHz ~ 1992 Single global clock driver, 5 levels of buffering 35 cm driver, 3.25 nf, 40% power EV5 (21164) 0.5mm, 300 MHz ~ 1995 One central, two side clock drivers 58 cm driver, 3.75 nf, 40% power EV6 (21264) 0.35mm, 600 MHz ~ 1998 Clock grid, 4 window panes, hierarchical, gated clock domains 40 cm driver, 2.8 nf EV7 0.18mm, 1.2 GHz ~ 2002 Multiple clock domains, DLLs EE115C Spring
Lecture 8: Skew Tolerant Design (including Dynamic Circuit Issues)
Lecture 8: Skew Tolerant Design (including Dynamic Circuit Issues) Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2007 by Mark Horowitz w/ material from David Harris 1
More informationLecture 20: Sequential Circuits. Sequencing
Lecture 20: Sequential Circuits Sequencing Elements Simple /FF Timing efinitions Source: Ch 7 (W&H) Sequencing Use flip-flops to delay fast tokens so they move through exactly one stage each cycle. Inevitably
More informationLecture 8: Skew Tolerant Domino Clocking
Lecture 8: Skew Tolerant Domino Clocking Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2001 by Mark Horowitz (Original Slides from David Harris) 1 Introduction Domino
More informationPUF RO (RING OSCILLATOR)
PUF RO (RING OSCILLATOR) EEC 492/592, CIS 493 Hands-on Experience on Computer System Security Chan Yu Cleveland State University CIRCUIT PUF - PREVIOUS WORK Ravikanth et. al proposed the first PUF in literature
More informationA Heuristic Method for Statistical Digital Circuit Sizing
A Heuristic Method for Statistical Digital Circuit Sizing Stephen Boyd Seung-Jean Kim Dinesh Patil Mark Horowitz Microlithography 06 2/23/06 Statistical variation in digital circuits growing in importance
More informationStatistical Static Timing Analysis: How simple can we get?
Statistical Static Timing Analysis: How simple can we get? Chirayu Amin, Noel Menezes *, Kip Killpack *, Florentin Dartu *, Umakanta Choudhury *, Nagib Hakim *, Yehea Ismail ECE Department Northwestern
More informationPhysical Unclonable Functions (PUFs) and Secure Processors. Srini Devadas Department of EECS and CSAIL Massachusetts Institute of Technology
Physical Unclonable Functions (PUFs) and Secure Processors Srini Devadas Department of EECS and CSAIL Massachusetts Institute of Technology 1 Security Challenges How to securely authenticate devices at
More informationSequential Gates. Gate Level Design. Young Won Lim 3/15/16
equential Gates Gate Level esign Copyright (c) 2011-2016 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free ocumentation License, Version
More informationwww.unique-project.eu Exchange of security-critical data Computing Device generates, stores and processes security-critical information Computing Device 2 However: Cryptographic secrets can be leaked by
More informationChapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann
Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7-1 Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users
More informationStatistical Skew Modeling for General Clock Distribution Networks in Presence of Process Variations
704 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 5, OCTOBER 2001 Statistical Skew Modeling for General Clock Distribution Networks in Presence of Process Variations Xiaohong
More informationMoving PUFs out of the lab
Moving PUFs out of the lab Patrick Schaumont 2/3/2012 Research results by Abhranil Maiti, Jeff Casarona, Luke McHale, Logan McDougall, Vikash Gunreddy, Michael Cantrell What is a Physical Unclonable Function?
More informationThe good, the bad and the statistical
The good, the bad and the statistical Noel Menezes Strategic CAD Labs Design and Technology Solutions Intel Corp. Acknowledgements Keith Bowman Yossi Abulafia Steve Burns Mahesh Ketkar Vivek De Jim Tschanz
More informationFPGA PUF Based on Programmable LUT Delays
FPGA PUF Based on Programmable LUT Delays Bilal Habib Kris Gaj Jens-Peter Kaps Cryptographic Engineering Research Group (CERG) http://cryptography.gmu.edu Department of ECE, Volgenau School of Engineering,
More informationModeling Logic Gates with Delay- Part#1
Modelg Logic Gates with Delay- Part#1 by George Lungu - The previous series of tutorials treated logic gates ideally with considerg propagation delays, havg perfect edges at the put (negligible rise time
More informationA Physical Unclonable Function based on Capacitor Mismatch in a Charge-Redistribution SAR-ADC
A Physical Unclonable Function based on Capacitor Mismatch in a Charge-Redistribution SAR-ADC Qianying Tang, Won Ho Choi, Luke Everson, Keshab K. Parhi and Chris H. Kim University of Minnesota Department
More informationPractice 10: Ratioed Logic
Practice 0: Ratioed Logic Digital Electronic Circuits Semester A 0 Ratioed vs. Non-Ratioed Standard CMOS is a non-ratioed logic family, because: The logic function will be correctly implemented regardless
More informationTOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5086. Characteristics Symbol Test Condition Min Typ. Max Unit
TOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5086 VHF~UHF Band Low Noise Amplifier Applications Unit: mm Low noise figure, high gain. NF = 1.1dB, S 21e 2 = 11dB (f = 1 GHz) Absolute Maximum
More informationTOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5066. Characteristics Symbol Test Condition Min Typ. Max Unit
TOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5066 VHF~UHF Band Low Noise Amplifier Applications Unit: mm Low noise figure, high gain. NF = 1.1dB, S 21e 2 = 12dB (f = 1 GHz) Absolute Maximum
More informationBitline PUF:! Building Native Challenge-Response PUF Capability into Any SRAM. Daniel E. Holcomb Kevin Fu University of Michigan
Sept 26, 24 Cryptographic Hardware and Embedded Systems Bitline PUF:! Building Native Challenge-Response PUF Capability into Any SRAM Daniel E. Holcomb Kevin Fu University of Michigan Acknowledgment: This
More informationTB General description. 2. Features and benefits. 3. Applications. 4. Pinning information. 5. Ordering information
30 September 2016 Product data sheet 1. General description High voltage, high speed, planar passivated NPN power switching transistor in a SOT54 (TO92) plastic package intended for use in low power SMPS
More informationSoft Response Generation and Thresholding Strategies for Linear and Feed-Forward MUX PUFs
Soft Response Generation and Thresholding Strategies for Linear and Feed-Forward MUX PUFs Chen Zhou, SarojSatapathy, YingjieLao, KeshabK. Parhiand Chris H. Kim Department of ECE University of Minnesota
More informationTOSHIBA Transistor Silicon NPN Epitaxial Type TMBT3904
TOSHIBA Transistor Silicon NPN Epitaxial Type TMBT3904 Audio Frequency General Purpose Amplifier Applications High voltage and high current : VCEO = 50 V, IC = 150 ma (max) Complementary to TMBT3906 Absolute
More informationUltimate Control. Maxeler RiskAnalytics
Ultimate Control Maxeler RiskAnalytics Analytics Risk Financial markets are rapidly evolving. Data volume and velocity are growing exponentially. To keep ahead of the competition financial institutions
More informationDelay Budgeting in Sequential Circuit with Application on FPGA Placement
13.2 Delay Budgeting in Sequential Circuit with Application on FPGA Placement Chao-Yang Yeh and Malgorzata Marek-Sadowska Department of Electrical and Computer Engineering, University of California, Santa
More informationTOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK mw
TOSHIBA Field Effect Transistor Silicon N Channel Junction Type For Low Noise Audio Amplifier Applications Unit: mm Two devices in a ultra super mini (five pins) package High Y fs : Y fs = 15 ms (typ.)
More informationBLF7G20L-160P; BLF7G20LS-160P
BLF7G20L-160P; BLF7G20LS-160P Rev. 01 22 June 2010 Objective data sheet 1. Product profile 1.1 General description 160 W LDMOS power transistor for base station applications at frequencies from 1800 MHz
More informationPathloss and Link Budget From Physical Propagation to Multi-Path Fading Statistical Characterization of Channels. P r = P t Gr G t L P
Path Loss I Path loss L P relates the received signal power P r to the transmitted signal power P t : P r = P t Gr G t L P, where G t and G r are antenna gains. I Path loss is very important for cell and
More informationPassivated, sensitive gate thyristors in a SOT54 plastic package. General purpose switching and phase control.
Rev. 5 November Product data sheet. Product profile. General description Passivated, sensitive gate thyristors in a SOT54 plastic package.. Features and benefits Designed to be interfaced directly to microcontrollers,
More informationEXERCISES ON PERFORMANCE EVALUATION
EXERCISES ON PERFORMANCE EVALUATION Exercise 1 A program is executed for 1 sec, on a processor with a clock cycle of 50 nsec and Throughput 1 = 15 MIPS. 1. How much is the CPI 1, for the program? T CLOCK
More informationFinite state machines (cont d)
Finite state machines (cont d)! Another type of shift register " Linear-feedback shift register (LFSR)! Used to generate pseudo-random numbers! Some FSM examples Autumn 2014 CSE390C - VIII - Finite State
More informationSecure and Energy Efficient Physical Unclonable Functions
University of Massachusetts Amherst ScholarWorks@UMass Amherst Masters Theses 1911 - February 2014 Dissertations and Theses 2012 Secure and Energy Efficient Physical Unclonable Functions Sudheendra Srivathsa
More informationISI, RIN and MPN Modeling: Some Clarifications
ISI, RIN and MPN Modeling: Some Clarifications Kasyapa Balemarthy Robert Lingle Jr. July 5, 01 ISI, MPN and RIN: the Big Picture : ISI with a single-mode VCSEL Worst-case received waveform due to single-mode
More information± 0.2 ppm/ C ± 3 ppm/ C. ± 2.0 ppm/ C
Models # 303119Z and 303119 (Current Sensing Fixed Foil Resistor Chips VCS1625Z/VCS1625 Configuration) Screen/Test Flow in Compliance with EEE-INST-002, (Tables 2A and 3A, Film/Foil, Level 1) and MIL-PRF-55342
More informationPMBFJ111; PMBFJ112; PMBFJ113
SOT23 PMBFJ111; PMBFJ112; PMBFJ113 Rev. 4 20 September 2011 Product data sheet 1. Product profile 1.1 General description Symmetrical in a SOT23 package. 1.2 Features and benefits High-speed switching
More informationMicroprocessor Based Physical Unclonable Function
Microprocessor Based Physical Unclonable Function Sudeendra kumar K, Sauvagya Sahoo, Abhishek Mahapatra, Ayas Kanta Swain, K.K.Mahapatra kumar.sudeendra@gmail.com, sauvagya.nitrkl@gmail.com, kmaha2@gmail.com
More informationdescription/ordering information
SCLS079E MARCH 1984 REVISED MARCH 2004 Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 20-µA Max I CC Typical t pd = 7 ns ±4-mA Output Drive at
More information50 V, 3 A PNP low VCEsat (BISS) transistor
Rev. 6 28 June 2011 Product data sheet 1. Product profile 1.1 General description PNP low V CEsat Breakthrough In Small Signal (BISS) transistor in a small SOT457 (SC-74) Surface-Mounted Device (SMD) plastic
More informationIntroduction. Introduction. Six Steps of PERT/CPM. Six Steps of PERT/CPM LEARNING OBJECTIVES
Valua%on and pricing (November 5, 2013) LEARNING OBJECTIVES Lecture 12 Project Management Olivier J. de Jong, LL.M., MM., MBA, CFD, CFFA, AA www.olivierdejong.com 1. Understand how to plan, monitor, and
More informationBAT54 series 1. Product profile 2. Pinning information Schottky barrier diodes 1.1 General description 1.2 Features and benefits
SOT2 Rev. 5 5 October 2012 1. Product profile 1.1 General description Planar with an integrated guard ring for stress protection, encapsulated in a small SOT2 (TO-26AB) Surface-Mounted Device (SMD) plastic
More informationAnne Bracy CS 3410 Computer Science Cornell University
Anne Bracy CS 3410 Computer Science Cornell University These slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer. Complex question How fast is the
More informationIMPROVED PRODUCT VCS331, VCS332
Bulk Metal Foil Technology High Precision 4-Terminal Power Current Sensing Resistors with TCR as low as ± 1 ppm/ C Maximum, Tolerance ± 0.1 % and Rise Time 1.0 ns Effectively No Ringing INTRODUCTION The
More informationTOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2712
TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2712 Audio Frequency General Purpose Amplifier Applications Unit: mm High voltage and high current: V CEO = 50 V, I C = 150 ma (max) Excellent
More informationDS9638 RS-422 Dual High Speed Differential Line Driver
1 www.ti.com SNLS389D MAY 1998 REVISED APRIL 2013 RS-422 Dual High Speed Differential Line Driver Check for Samples: 1FEATURES DESCRIPTION 2 Single 5V Supply The is a Schottky, TTL compatible, dual differential
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type RFM07U7X
RFMUX TOSHIBA Field Effect Transistor Silicon N Channel MOS Type RFMUX VHF- and UHF-band Amplifier Applications (Note)The TOSHIBA products listed in this document are intended for high frequency Power
More informationSELECTABLE GTL VOLTAGE REFERENCE
1 SN74GTL3004 www.ti.com... SCBS873A FEBRUARY 2008 REVISED APRIL 2008 SELECTABLE GTL VOLTAGE REFERENCE 1FEATURES V DD Range: 3.0 V to 3.6 V V TT Range: 1 V to 1.3 V Provides Selectable GTL V REF 0.615
More informationRN1114, RN1115, RN1116, RN1117, RN1118
TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) RN4~RN8 RN4, RN5, RN6, RN7, RN8 Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications Unit: mm With built-in bias resistors.
More informationA PUF Design for Secure FPGA-Based Embedded Systems
A PUF Design for Secure FPGA-Based Embedded Systems author line author line2 author line3 Abstract The concept of having an integrated circuit (IC) generate its own unique digital signature has broad application
More informationRN1401, RN1402, RN1403 RN1404, RN1405, RN1406
TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process),,,, ~ Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications Unit: mm With built-in bias resistors Simplified circuit
More informationEmploying Process Variation for Building Chip Identifiers
Turning Lemons into Lemonade: Employing Process Variation for Building Chip Identifiers Leyla Nazhandali, Electrical and Computer Eng. Department Virginia Tech Outline Part 1: What are PUFs? Identity of
More informationTOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) (Bias Resistor built-in Transistor) RN1910, RN1911
TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) (Bias Resistor built-in Transistor) RN1910, RN1911 Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications Unit: mm Including
More informationAN021: RF MODULES RANGE CALCULATIONS AND TEST
AN021: RF MODULES RANGE CALCULATIONS AND TEST We Make Embedded Wireless Easy to Use RF Modules Range Calculation and Test By T.A.Lunder and P.M.Evjen Keywords Definition of Link Budget, Link Margin, Antenna
More informationRN1421, RN1422, RN1423, RN1424 RN1425, RN1426, RN1427
RN1421 TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) (Bias Resistor built-in Transistor) RN1421, RN1422, RN1423, RN1424 RN1425, RN1426, Switching, Inverter Circuit, Interface Circuit and
More informationSN54HCT08, SN74HCT08 QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN54HCT08, SN74HCT08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SCLS063D NOVEMBER 1988 REVISED AUIGUST 2003 Operating Voltage Range of 4.5 V to 5.5 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption,
More informationCOS 318: Operating Systems. CPU Scheduling. Jaswinder Pal Singh Computer Science Department Princeton University
COS 318: Operating Systems CPU Scheduling Jaswinder Pal Singh Computer Science Department Princeton University (http://www.cs.princeton.edu/courses/cos318/) Today s Topics u CPU scheduling basics u CPU
More informationWinston Way and Trevor Chan NeoPhotonics, USA
Revisit MPI Penalties for 400GBASE-FR8/LR8 Links Winston Way and Trevor Chan NeoPhotonics, USA IEEE802.3bs, January 2016 Goals Based on worst statistical MPI measurement and simulation results, provide
More informationCOMP417 Introduction to Robotics and Intelligent Systems. Reinforcement Learning - 2
COMP417 Introduction to Robotics and Intelligent Systems Reinforcement Learning - 2 Speaker: Sandeep Manjanna Acklowledgement: These slides use material from Pieter Abbeel s, Dan Klein s and John Schulman
More informationAnalytics in 10 Micro-Seconds Using FPGAs. David B. Thomas Imperial College London
Analytics in 10 Micro-Seconds Using FPGAs David B. Thomas dt10@imperial.ac.uk Imperial College London Overview 1. The case for low-latency computation 2. Quasi-Random Monte-Carlo in 10us 3. Binomial Trees
More informationITI LIMITED Phone: Palakkad Plant, Kanjikode West
ITI LIMITED Phone: 04912511330 Palakkad Plant, Kanjikode West E-Mail : pur1_pkd@itiltd.co.in PALAKKAD 678623 pur4_pkd@itiltd.co.in KERALA -INDIA -----------------------------------------------------------------------------------------------------------------------------------------
More informationDISCRETE SEMICONDUCTORS DATA SHEET
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D252 BGY687 600 MHz, 21.5 db gain push-pull amplifier Supersedes data of 1995 Sep 11 2001 Nov 08 FEATURES Excellent linearity Extremely low noise Silicon
More informationFSM Optimization. Outline. FSM State Minimization. Some Definitions. Methods 10/14/2015
/4/25 C2: Digital Design http://jatinga.iitg.ernet.in/~asahu/cs22 FSM Optimization Outline FSM : State minimization Row Matching Method, Implication chart method, FSM Partitioning FSM Encoding: Random,
More informationUltrafast epitaxial rectifier diode in a SOT226 (I2PAK) plastic package. Discontinuous Current Mode (DCM) Power Factor Correction (PFC)
Rev. 01 4 February 2010 Product data sheet 1. Product profile 1.1 General description Ultrafast epitaxial rectifier diode in a SOT226 (I2PAK) plastic package 1.2 Features and benefits Fast switching High
More informationA PUF Design for Secure FPGA-Based Embedded Systems
A PUF Design for Secure FPGA-Based Embedded Systems Jason H. Anderson Department of Electrical and Computer Engineering University of Toronto Toronto, Ontario, Canada e-mail: janders@eecg.toronto.edu Abstract
More information3.6V / 2600mAh Primary Lithium x 0.85 (60mm x 21mm) 1.0 oz (28 gr) -30 C to +77 C. Bluetooth Low Energy dBm. +5dBm. 1Mbit/s / 2Mbit/s*
SPECIFICATION SHEET BEEKs Industrial VER 1.6 HARDWARE SPECIFICATION Battery Size Weight Temperature Range Bluetooth Type Bluetooth Sensitivity Bluetooth Max Power Output Bluetooth Antenna Frequency Supported
More informationCase Material: Molded Plastic. UL Flammability Classification Low Reverse Leakage Current
Pb 4A GLASS PASSIVATED BRIDGE RECTIFIER Features Mechanical Data Glass Passivated Die Construction Case: Rating to 1,000V PRV Case Material: Molded Plastic. UL Flammability Classification Low Reverse Leakage
More informationPMT High Voltage Power Supply Status
PMT High Voltage Power Supply Status Nobuyoshi Kitamura University of Wisconsin-Madison Overview PMT HV Base Board Digital Interface Analog Interface Power Digital control PMT Anode signal High voltage
More informationSecure Payment Transactions based on the Public Bankcard Ledger! Author: Sead Muftic BIX System Corporation
Secure Payment Transactions based on the Public Bankcard Ledger! Author: Sead Muftic BIX System Corporation sead.muftic@bixsystem.com USPTO Patent Application No: 15/180,014 Submission date: June 11, 2016!
More information4. Absolute Maximum Ratings (Note) (Unless otherwise specified, T a = 25 ) Symbol. Note. V RM V R I O I FSM T j T stg.
Schottky Barrier Diode CCS15S30 Silicon Epitaxial CCS15S30 1. Applications High-Speed Switching 2. Features (1) Low forward voltage: V F (1) = 0.33 V (typ.) 3. Packaging and Internal Circuit 1: Cathode
More informationECE 5325/6325: Wireless Communication Systems Lecture Notes, Fall Link Budgeting. Lecture 7. Today: (1) Link Budgeting
ECE 5325/6325: Wireless Communication Systems Lecture Notes, Fall 2011 Lecture 7 Today: (1) Link Budgeting Reading Today: Haykin/Moher 2.9-2.10 (WebCT). Thu: Rap 4.7, 4.8. 6325 note: 6325-only assignment
More informationAccelerating Financial Computation
Accelerating Financial Computation Wayne Luk Department of Computing Imperial College London HPC Finance Conference and Training Event Computational Methods and Technologies for Finance 13 May 2013 1 Accelerated
More informationTOSHIBA Transistor Silicon PNP Triple Diffused Type 2SA1941
TOSHIBA Transistor Silicon PNP Triple Diffused Type 2SA1941 Power Amplifier Applications Unit: mm High breakdown voltage: V CEO = 14 V (min) Complementary to 2SC5198 Recommended for 7-W high-fidelity audio
More informationTOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK330
TOSHIBA Field Effect Transistor Silicon N Channel Junction Type For Audio Amplifier, Analog Switch, Constant Current and Impedance Converter Applications Unit: mm High breakdown voltage: V GDS = 50 V High
More information... OUTPUT VOLTAGE RANGE, ALL OUTPUTS
Data sheet acquired from Harris Semiconductor SCHS099B Revised January 2003 The CD40109, unlike other low-to-high level-shifting circuits, does not require the presence of the high-voltage supply (V DD
More informationActive and Passive Side-Channel Attacks on Delay Based PUF Designs
1 Active and Passive Side-Channel Attacks on Delay Based PUF Designs Georg T. Becker, Raghavan Kumar Abstract Physical Unclonable Functions (PUFs) have emerged as a lightweight alternative to traditional
More informationAC Line Rated Ceramic Disc Capacitors Class X1, 400 V AC / Class Y4, 125 V AC
AC Line Rated Ceramic Disc Capacitors Class X1, V AC / Class Y4, 125 V AC FEATURES Complying with IEC 6384-14 3 rd edition High reliability Complete range of capacitance values Radial leads Singlelayer
More informationEELE 5414 Wireless Communications. Chapter 4: Mobile Radio Propagation: Large-Scale Path Loss
EELE 5414 Wireless Communications Chapter 4: Mobile Radio Propagation: Large-Scale Path Loss In the last lecture Outline Diffraction. Scattering. Practical link budget design. Log-distance model Log-normal
More informationOption Valuation (Lattice)
Page 1 Option Valuation (Lattice) Richard de Neufville Professor of Systems Engineering and of Civil and Environmental Engineering MIT Massachusetts Institute of Technology Option Valuation (Lattice) Slide
More informationTextbook: pp Chapter 11: Project Management
1 Textbook: pp. 405-444 Chapter 11: Project Management 2 Learning Objectives After completing this chapter, students will be able to: Understand how to plan, monitor, and control projects with the use
More informationProject Management Chapter 13
Lecture 12 Project Management Chapter 13 Introduction n Managing large-scale, complicated projects effectively is a difficult problem and the stakes are high. n The first step in planning and scheduling
More informationAFRL-RI-RS-TR
AFRL-RI-RS-TR-2014-018 IC PIRACY PROTECTION BY APUF AND LOGIC OBFUSCATION RICE UNIVERSITY JANUARY 2014 FINAL TECHNICAL REPORT STINFO COPY AIR FORCE RESEARCH LABORATORY INFORMATION DIRECTORATE AIR FORCE
More informationPath Loss Models and Link Budget
Path Loss Models and Link Budget A universal path loss model P r dbm = P t dbm + db Gains db Losses Gains: the antenna gains compared to isotropic antennas Transmitter antenna gain Receiver antenna gain
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor
More informationEquivalence between Masterpact M and the new range NT/NW
Substitution guide Equivalence between Masterpact M and the new range NT/NW Masterpact substitution guide-03/00-dbtp204en Masterpact M 08-63 Substitution by frame size 08-10 - 12-16 - 20-25 - 32 40 50
More informationMultilevel Tree Fusion for Robust Clock Networks
Multilevel Tree Fusion for Robust Clock Networks Dong-Jin Lee and Igor L. Markov {ejdjsy, imarkov}@eecs.umich.edu University of Michigan, 2260 Hayward St., Ann Arbor, MI 48109-2121 Abstract Recent improvements
More informationChapter 1: Data Storage
Chapter 1: Data Storage Computer Science: An Overview Tenth Edition by J. Glenn Brookshear Presentation files modified by Farn Wang Copyright 2008 Pearson Education, Inc. Publishing as Pearson Addison-Wesley
More informationHow Computers Work Lecture 12
How Computers Work Lecture 12 A Common Chore of College Life Introduction to Pipelining How Computers Work Lecture 12 Page 1 How Computers Work Lecture 12 Page 2 Page 1 1 Propagation Times Doing 1 Load
More informationData sheet acquired from Harris Semiconductor SCHS049C Revised October 2003
Data sheet acquired from Harris Semiconductor SCHS049C Revised October 2003 CD4060B consists of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design
More informationLTE RF Planning Training LTE RF Planning, Design, Optimization Training
LTE RF Planning Training LTE RF Planning, Design, Optimization Training Why should you choose LTE RF Planning Training? LTE RF Planning Training is focused on carrying out RF planning and Design and capacity
More informationAC Line Rated Ceramic Disc Capacitors Class X1, 760 V AC / Class Y1, 500 V AC
4L Series AC Line Rated Ceramic Disc Capacitors Class X, 76 V AC / Class Y, 5 V AC FEATURES Complies with IEC 6384-4, 4 th edition High reliability Radial leads High capacitance up to nf Singlelayer AC
More informationEfficient Power Conversion Corporation
The egan FET Journey Continues Using egan FETs for Envelope Tracking Buck Converters Johan Strydom Efficient Power Conversion Corporation EPC - The Leader in egan FETs PELS 2014 www.epc-co.com 1 Agenda
More information3.6V / 2600mAh Primary Lithium x 0.85 (6 cm x 2.1 cm) 1.0 oz (28 gr) -25 C to 65 C. Bluetooth Low Energy dbm.
SPECIFICATION SHEET ibeek VER 1.3 HARDWARE SPECIFICATION Battery Size Weight Temperature Range Bluetooth Type Bluetooth Sensitivity Bluetooth Max Power Output Bluetooth Antena Bluetooth Frequency Bluetooth
More informationHigh Reliability PUF using Hot-Carrier Injection Based Response Reinforcement
High Reliability PUF using Hot-Carrier Injection Based Response Reinforcement Mudit Bhargava and Ken Mai Electrical and Computer Engineering Carnegie Mellon University CHES 2013 Key Generation using PUFs
More informationCS4311 Design and Analysis of Algorithms. Lecture 14: Amortized Analysis I
CS43 Design and Analysis of Algorithms Lecture 4: Amortized Analysis I About this lecture Given a data structure, amortized analysis studies in a sequence of operations, the average time to perform an
More informationCGTA: Current Gain-based Timing Analysis for Logic Cells
GTA: urrent Ga-based Timg Analysis for Logic ells S. Nazarian, M. Pedram University of Shern alifornia EE-Systems, Los Angeles A 90089 T. L, E. Tuncer Magma Design Automation Santa lara, A 95054 rosstalk-aware
More informationPerformance Comparison Based on SMG 2 Evaluation Reports: WCDMA vs. WB-TDMA/CDMA
ETSI SMG #24 Tdoc SMG 99 / 97 Madrid, Spain December, 5-9, 997 Source: Ericsson Performance Comparison Based on SMG 2 Evaluation Reports: WCDMA vs. WB-TDMA/CDMA Contents. INTRODUCTION...2 2. LINK LEVEL
More informationPhysically Unclonable Functions: a Study on the State of the Art and Future Research Directions.
Physically Unclonable Functions: a Study on the State of the Art and Future Research Directions. Roel Maes, Ingrid Verbauwhede 1 Introduction The idea of using intrinsic random physical features to identify
More informationITM1010 Computer and Communication Technologies
ITM omputer and ommunication Technologies Lecture #5 Part I: Introduction to omputer Technologies K-Map, ombination and Sequential Logic ircuits ITM 計算機與通訊技術 2 Product Product-Of Of-Sum onfiguration Sum
More informationDecision Trees: Booths
DECISION ANALYSIS Decision Trees: Booths Terri Donovan recorded: January, 2010 Hi. Tony has given you a challenge of setting up a spreadsheet, so you can really understand whether it s wiser to play in
More informationSimple Descriptive Statistics
Simple Descriptive Statistics These are ways to summarize a data set quickly and accurately The most common way of describing a variable distribution is in terms of two of its properties: Central tendency
More informationData sheet acquired from Harris Semiconductor SCHS072B Revised July 2003
Data sheet acquired from Harris Semiconductor SCHS072B Revised July 2003 Lamp Test (LT), Blanking (BL), and Latch Enable or Strobe inputs are provided to test the display, shut off or intensity-modulate
More information